Versions Compared

Key

  • This line was added.
  • This line was removed.
  • Formatting was changed.

...

hostname:              login.marconi.cineca.it

early availability:   27/06/2016

start of production (A1 - Broadwell): 04/07/2016

start of production (A2 - Knights Landing): 04/01/2017

start of production (A3 - Skylake): 07/08/20172017 

start of production (A3+ - Skylake): 23/01/2018 

...

 

Marconi is the new Tier-0 system, co-designed by Cineca and based on the Lenovo NeXtScale platform, that substitutes the former IBM BG/Q system (FERMI). MARCONI, based on the next-generation of the Intel® Xeon Phi™ product family alongside with Intel® Xeon® processor E5-2600 v4 product family, offers the scientific community a technologically advanced and energy-efficient high performance computing system.

...

The new system, logically named ‘MARCONI’, will has been designed to be  gradually be completed in about 12 18 months, between April mid 2016 and July 2017beginning 2018, according to a plan based on a series of updates:

  • A1: a preliminary system going into production in July 2016, based on Intel® Xeon® processor E5-2600 v4 product family (Broadwell) with a computational power of 2Pflop/s.
  • A2: a new section has been added at the start of 2017, equipped with the next-generation of the Intel Xeon Phi product family (Knights Landing), based on a many-core architecture, enabling an overall configuration of about 250 thousand cores with expected additional computational power of approximately 11Pflop/s.
  • A3: finally, in July 2017 - January 2018, this system is planned to reach system  reaches a total computational power of about 20Pflop/s making use of the future generation Intel Xeon processors (Sky Lakes).

...

The progressive development of the Marconi system will allow allows use of state-of-the-art processor technology, enabling an extremely high-performance system but still with a ‘green’ soul. One of the parameters of the project developed by the Cineca team is in fact to gradually increase the computational power up to 50Pflop/s without exceeding, at any stage, the limit of 3MWatt power consumption (see here the full https://wiki.u-gov.it/confluence/display/SCAIUS/Marconi+press+release+-+English).

The "Marconi operation" is completed by: step one Marconi A1, step two Marconi A2 at the end will be the installation of Marconi A3.

Marconi A2 has 3600 server Intel AdamPass → 11 PFlops, Intel PHI code name Knight Landing (KNL)  68 cores @ 1.4GHz, Single socket node: 96 GByte DDR4 + 16GByte MCDRAM. 

System Architecture

Architecture: Intel OmniPath Cluster
Internal Network: Intel OmniPath Architecture 2:1 Disk Space: 17PB (raw) of local storage
Disk Space: 17PB (raw) of local storage

...