Versions Compared

Key

  • This line was added.
  • This line was removed.
  • Formatting was changed.

...

start of production (A2 - Knights Landing): 04/01/2017  Starting from January, 2020 the activity on Marconi-A2 will be has been stopped.

start of production (A3 - Skylake):         07/08/2017 

start of production (A3+ - Skylake):   23     23/01/2018 

start of production (A3++ - Skylake): xx     09/1011/2018 

...


Marconi is the new Tier-0 system, co-designed by Cineca and based on the Lenovo NeXtScale platform, that substitutes the former IBM BG/Q system (FERMI). MARCONI, based on the next-generation of the Intel® Xeon Phi™ product family alongside with Intel® Xeon® processor E5-2600 v4 product family, offers the scientific community a technologically advanced and energy-efficient high performance computing system.

This achievement represents the first step of the Italian infrastructure development plan put forward by the Cineca governing bodies, aimed at supporting scientific research. The global plan entails an investment of Euro 50 million in two phases. The first, just started, will make made available a computational power of about 20Pflop/s and a data storage capacity of more than 20 petabytes, which will go into production, reaching reached completion in the second half of 2017January 2019. The second phase will start during 2019, with a final goal to increase available computing power to approximately 50 to 60 Pflop/s by 20202020, with the acquisition of the pre-exascale system Leonardo.

The system, logically named ‘MARCONI’, has been designed to be  gradually completed in about 18 months, between mid 2016 and beginning 2018, according to a plan based on a series of updates:

  • A1: a preliminary system going into production in July 2016, based on Intel® Xeon® processor E5-2600 v4 product family (Broadwell) with a computational power of 2Pflop/s.
  • A2: a new this section has been added at the start of 2017, equipped with the next-generation of the Intel Xeon Phi product family (Knights Landing), based on a many-core architecture, enabling an overall configuration of about 250 thousand cores with expected additional computational power of approximately 11Pflop/s.
  • A3: finally, in July 2017 - January 2018, this system  reaches a total computational power of about 20Pflop/s making use of the future generation Intel Xeon processors (Sky Lakes).

...